Home
last modified time | relevance | path

Searched refs:IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/engicam/imx6q/
A Dimx6q.c185 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/kosagi/novena/
A Dvideo.c429 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display_clock()
/u-boot/board/technexion/pico-imx6/
A Dpico-imx6.c290 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/ge/bx50v3/
A Dbx50v3.c280 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display_bx50v3()
/u-boot/board/aristainetos/
A Daristainetos.c195 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in enable_lvds()
/u-boot/board/ge/b1x5v2/
A Db1x5v2.c309 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display()
/u-boot/arch/arm/include/asm/arch-mx6/
A Dimx-regs.h566 #define IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET 6 macro
567 #define IOMUXC_GPR3_LVDS0_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)
/u-boot/board/embest/mx6boards/
A Dmx6boards.c503 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/advantech/dms-ba16/
A Ddms-ba16.c436 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display()
/u-boot/board/freescale/mx6sabreauto/
A Dmx6sabreauto.c482 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display()
/u-boot/board/toradex/apalis_imx6/
A Dapalis_imx6.c639 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/toradex/colibri_imx6/
A Dcolibri_imx6.c546 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/boundary/nitrogen6x/
A Dnitrogen6x.c753 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
/u-boot/board/gateworks/gw_ventana/
A Dgw_ventana.c503 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()

Completed in 34 milliseconds