Searched refs:IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET (Results 1 – 14 of 14) sorted by relevance
185 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
429 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display_clock()
290 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
280 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display_bx50v3()
195 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in enable_lvds()
309 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display()
566 #define IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET 6 macro567 #define IOMUXC_GPR3_LVDS0_MUX_CTL_MASK (3<<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)
503 << IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
436 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET)); in setup_display()
482 IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET) | in setup_display()
639 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
546 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
753 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
503 <<IOMUXC_GPR3_LVDS0_MUX_CTL_OFFSET); in setup_display()
Completed in 34 milliseconds