Home
last modified time | relevance | path

Searched refs:aclk_div (Results 1 – 11 of 11) sorted by relevance

/u-boot/drivers/clk/rockchip/
A Dclk_rk3036.c85 u32 aclk_div; in rkclk_init() local
104 aclk_div = APLL_HZ / CORE_ACLK_HZ - 1; in rkclk_init()
105 assert((aclk_div + 1) * CORE_ACLK_HZ == APLL_HZ && aclk_div < 0x7); in rkclk_init()
117 aclk_div << CORE_ACLK_DIV_SHIFT | in rkclk_init()
124 aclk_div = GPLL_HZ / BUS_ACLK_HZ - 1; in rkclk_init()
125 assert((aclk_div + 1) * BUS_ACLK_HZ == GPLL_HZ && aclk_div <= 0x1f); in rkclk_init()
136 aclk_div << BUS_ACLK_DIV_SHIFT); in rkclk_init()
147 aclk_div = GPLL_HZ / PERI_ACLK_HZ - 1; in rkclk_init()
148 assert((aclk_div + 1) * PERI_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
164 aclk_div << PERI_ACLK_DIV_SHIFT); in rkclk_init()
A Dclk_rk322x.c87 u32 aclk_div; in rkclk_init() local
106 aclk_div = APLL_HZ / CORE_ACLK_HZ - 1; in rkclk_init()
107 assert((aclk_div + 1) * CORE_ACLK_HZ == APLL_HZ && aclk_div < 0x7); in rkclk_init()
119 aclk_div << CORE_ACLK_DIV_SHIFT | in rkclk_init()
126 aclk_div = GPLL_HZ / BUS_ACLK_HZ - 1; in rkclk_init()
127 assert((aclk_div + 1) * BUS_ACLK_HZ == GPLL_HZ && aclk_div <= 0x1f); in rkclk_init()
138 aclk_div << BUS_ACLK_DIV_SHIFT); in rkclk_init()
149 aclk_div = GPLL_HZ / PERI_ACLK_HZ - 1; in rkclk_init()
150 assert((aclk_div + 1) * PERI_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
166 aclk_div << PERI_ACLK_DIV_SHIFT); in rkclk_init()
A Dclk_rk3128.c146 u32 aclk_div; in rkclk_init() local
165 aclk_div = APLL_HZ / CORE_ACLK_HZ - 1; in rkclk_init()
166 assert((aclk_div + 1) * CORE_ACLK_HZ == APLL_HZ && aclk_div < 0x7); in rkclk_init()
178 aclk_div << CORE_ACLK_DIV_SHIFT | in rkclk_init()
185 aclk_div = GPLL_HZ / BUS_ACLK_HZ - 1; in rkclk_init()
186 assert((aclk_div + 1) * BUS_ACLK_HZ == GPLL_HZ && aclk_div <= 0x1f); in rkclk_init()
197 aclk_div << BUS_ACLK_DIV_SHIFT); in rkclk_init()
208 aclk_div = GPLL_HZ / PERI_ACLK_HZ - 1; in rkclk_init()
209 assert((aclk_div + 1) * PERI_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
225 aclk_div << PERI_ACLK_DIV_SHIFT); in rkclk_init()
A Dclk_rk3188.c380 u32 aclk_div, hclk_div, pclk_div, h2p_div; in rkclk_init() local
404 aclk_div = DIV_ROUND_UP(GPLL_HZ, CPU_ACLK_HZ) - 1; in rkclk_init()
405 assert((aclk_div + 1) * CPU_ACLK_HZ == GPLL_HZ && aclk_div <= 0x1f); in rkclk_init()
411 aclk_div << A9_CPU_DIV_SHIFT); in rkclk_init()
432 aclk_div = GPLL_HZ / PERI_ACLK_HZ - 1; in rkclk_init()
433 assert((aclk_div + 1) * PERI_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
450 aclk_div << PERI_ACLK_DIV_SHIFT); in rkclk_init()
A Dclk_rk3288.c430 u32 aclk_div; in rkclk_init() local
454 aclk_div = GPLL_HZ / PD_BUS_ACLK_HZ - 1; in rkclk_init()
455 assert((aclk_div + 1) * PD_BUS_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
469 aclk_div << PD_BUS_ACLK_DIV0_SHIFT | in rkclk_init()
476 aclk_div = GPLL_HZ / PERI_ACLK_HZ - 1; in rkclk_init()
477 assert((aclk_div + 1) * PERI_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
493 aclk_div << PERI_ACLK_DIV_SHIFT); in rkclk_init()
A Dclk_rk3399.c1301 u32 aclk_div; in rkclk_init() local
1321 aclk_div = GPLL_HZ / PERIHP_ACLK_HZ - 1; in rkclk_init()
1322 assert((aclk_div + 1) * PERIHP_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
1338 aclk_div << ACLK_PERIHP_DIV_CON_SHIFT); in rkclk_init()
1341 aclk_div = GPLL_HZ / PERILP0_ACLK_HZ - 1; in rkclk_init()
1342 assert((aclk_div + 1) * PERILP0_ACLK_HZ == GPLL_HZ && aclk_div < 0x1f); in rkclk_init()
1358 aclk_div << ACLK_PERILP0_DIV_CON_SHIFT); in rkclk_init()
A Dclk_rk3328.c286 u32 aclk_div; in rkclk_init() local
297 aclk_div = GPLL_HZ / PERIHP_ACLK_HZ - 1; in rkclk_init()
304 aclk_div << ACLK_PERIHP_DIV_CON_SHIFT); in rkclk_init()
A Dclk_rk3308.c38 .aclk_div = _aclk_div, \
95 rate->aclk_div << CORE_ACLK_DIV_SHIFT | in rk3308_armclk_set_clk()
103 rate->aclk_div << CORE_ACLK_DIV_SHIFT | in rk3308_armclk_set_clk()
A Dclk_px30.c51 .aclk_div = _aclk_div, \
1142 rate->aclk_div << CORE_ACLK_DIV_SHIFT | in px30_armclk_set_clk()
1150 rate->aclk_div << CORE_ACLK_DIV_SHIFT | in px30_armclk_set_clk()
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dclock.h101 unsigned int aclk_div; member
A Dcru_px30.h112 unsigned int aclk_div; member

Completed in 24 milliseconds