Home
last modified time | relevance | path

Searched refs:clk_delay_lv1 (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-nexell/include/mach/
A Ddisplay.h113 int clk_delay_lv1; /* OUTCLKDELAYn */ member
/u-boot/drivers/video/
A Dnexell_display.c105 ctrl->clk_delay_lv1 = ofnode_read_s32_default(node, "clk_delay_lv1", 0); in nx_display_parse_dp_ctrl()
124 ctrl->clk_inv_lv1, ctrl->clk_delay_lv1, ctrl->clk_sel_div1); in nx_display_parse_dp_ctrl()
/u-boot/drivers/video/nexell/
A Ds5pxx18_dp.c135 nx_dpc_set_clock_out_delay(module, 1, ctrl->clk_delay_lv1); in dp_control_setup()

Completed in 7 milliseconds