Home
last modified time | relevance | path

Searched refs:cs0_config (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/socrates/
A Dsdram.c34 ddr->cs0_config = 0; in fixed_sdram()
38 ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
/u-boot/drivers/ddr/fsl/
A Dutil.c186 uint32_t cs0_config = ddr_in32(&ddr->cs0_config); in print_ddr_info() local
277 if ((cs0_config & 0x20000000) && (start_ctrl == 0)) { in print_ddr_info()
281 switch ((cs0_config >> 24) & 0xf) { in print_ddr_info()
A Dfsl_ddr_gen4.c71 u32 cs0_bnds, cs1_bnds, cs2_bnds, cs3_bnds, cs0_config; in fsl_ddr_set_memctl_regs() local
126 ddr_out32(&ddr->cs0_config, in fsl_ddr_set_memctl_regs()
131 ddr_out32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
542 ddr_out32(&ddr->cs0_config, regs->cs[0].config); in fsl_ddr_set_memctl_regs()
568 cs0_config = ddr_in32(&ddr->cs0_config); in fsl_ddr_set_memctl_regs()
573 if (cs0_config & CTLR_INTLV_MASK) { in fsl_ddr_set_memctl_regs()
613 if (cs0_config & CTLR_INTLV_MASK) { in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen1.c31 out_be32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
A Dmpc86xx_ddr.c37 out_be32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen2.c51 out_be32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c73 ddr_out32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c105 out_be32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
/u-boot/board/sbc8641d/
A Dsbc8641d.c109 ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG; in fixed_sdram()
140 ddr->cs0_config = CONFIG_SYS_DDR2_CS0_CONFIG; in fixed_sdram()
/u-boot/board/sbc8548/
A Dddr.c100 out_be32(&ddr->cs0_config, 0x80010101); in fixed_sdram()
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c59 out_be32(&ddr->cs0_config, DDR_CS0_CONFIG); in ddrmc_init()
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c37 out_be32(&ddr->cs0_config, DDR_CS0_CONFIG); in ddrmc_init()
/u-boot/include/
A Dfsl_immap.h23 u32 cs0_config; /* Chip Select Configuration */ member
/u-boot/board/freescale/ls1021atwr/
A Dls1021atwr.c153 out_be32(&ddr->cs0_config, DDR_CS0_CONFIG); in ddrmc_init()

Completed in 34 milliseconds