Home
last modified time | relevance | path

Searched refs:dclk (Results 1 – 14 of 14) sorted by relevance

/u-boot/board/freescale/common/
A Dics307_clk.c143 in_8(&fpga_reg->dclk[0]), in get_board_ddr_clk()
144 in_8(&fpga_reg->dclk[1]), in get_board_ddr_clk()
145 in_8(&fpga_reg->dclk[2])); in get_board_ddr_clk()
A Dngpixis.c144 PIXIS_READ(dclk[0]), PIXIS_READ(dclk[1]), PIXIS_READ(dclk[2])); in pixis_dump_regs()
A Dpixis.h34 u8 dclk[3]; member
A Dngpixis.h39 u8 dclk[3]; member
A Dqixis.c217 printf("dclk = %02x%02x%02x\n", QIXIS_READ(dclk[0]), in qixis_dump_regs()
218 QIXIS_READ(dclk[1]), QIXIS_READ(dclk[2])); in qixis_dump_regs()
A Dqixis.h54 u8 dclk[3]; member
/u-boot/arch/arm/dts/
A Dmeson-g12-common.dtsi781 pdm_dclk_a_pins: pdm-dclk-a {
790 pdm_dclk_c_pins: pdm-dclk-c {
799 pdm_dclk_x_pins: pdm-dclk-x {
808 pdm_dclk_z_pins: pdm-dclk-z {
A Dmeson-g12.dtsi58 clock-names = "pclk", "dclk", "sysclk";
A Dmeson-sm1.dtsi454 clock-names = "pclk", "dclk", "sysclk";
A Dpx30.dtsi1022 reset-names = "axi", "ahb", "dclk";
1064 reset-names = "axi", "ahb", "dclk";
1930 lcdc_rgb_dclk_pin: lcdc-rgb-dclk-pin {
A Drk3288.dtsi673 reset-names = "axi", "ahb", "dclk";
717 reset-names = "axi", "ahb", "dclk";
A Drk3399.dtsi1600 reset-names = "axi", "ahb", "dclk";
1657 reset-names = "axi", "ahb", "dclk";
A Dmeson-axg.dtsi201 clock-names = "pclk", "dclk", "sysclk";
A Drk3328.dtsi687 reset-names = "axi", "ahb", "dclk";

Completed in 36 milliseconds