Home
last modified time | relevance | path

Searched refs:ddr_sr_cntr (Results 1 – 11 of 11) sorted by relevance

/u-boot/board/freescale/p1010rdb/
A Dddr.c44 .ddr_sr_cntr = CONFIG_SYS_DDR_SR_CNTR,
71 .ddr_sr_cntr = CONFIG_SYS_DDR_SR_CNTR,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h97 .ddr_sr_cntr = 0,
/u-boot/drivers/ddr/fsl/
A Darm_ddr_gen3.c125 ddr_out32(&ddr->ddr_sr_cntr, regs->ddr_sr_cntr); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c157 out_be32(&ddr->ddr_sr_cntr, regs->ddr_sr_cntr); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c220 ddr_out32(&ddr->ddr_sr_cntr, regs->ddr_sr_cntr); in fsl_ddr_set_memctl_regs()
A Dinteractive.c674 CFG_REGS(ddr_sr_cntr), in print_fsl_memctl_config_regs()
765 CFG_REGS(ddr_sr_cntr), in fsl_ddr_regs_edit()
A Dctrl_regs.c2306 ddr->ddr_sr_cntr = (sr_it & 0xF) << 16; in set_ddr_sr_cntr()
/u-boot/board/Arcturus/ucp1020/
A Dddr.c109 .ddr_sr_cntr = CONFIG_SYS_DDR_SR_CNTR, in fixed_sdram()
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dddr.c238 .ddr_sr_cntr = CONFIG_SYS_DDR_SR_CNTR, in fixed_sdram()
/u-boot/include/
A Dfsl_immap.h57 u32 ddr_sr_cntr; /* self refresh counter */ member
A Dfsl_ddr_sdram.h287 unsigned int ddr_sr_cntr; member

Completed in 34 milliseconds