Home
last modified time | relevance | path

Searched refs:dfimisc (Results 1 – 12 of 12) sorted by relevance

/u-boot/drivers/ram/stm32mp1/
A Dstm32mp1_ddr.c204 DDR_REG_DYN(dfimisc),
649 clrbits_le32(&ctl->dfimisc, DDRCTRL_DFIMISC_DFI_INIT_COMPLETE_EN); in stm32mp1_refresh_disable()
663 setbits_le32(&ctl->dfimisc, DDRCTRL_DFIMISC_DFI_INIT_COMPLETE_EN); in stm32mp1_refresh_restore()
749 clrbits_le32(&priv->ctl->dfimisc, DDRCTRL_DFIMISC_DFI_INIT_COMPLETE_EN); in stm32mp1_ddr_init()
751 (u32)&priv->ctl->dfimisc, readl(&priv->ctl->dfimisc)); in stm32mp1_ddr_init()
803 setbits_le32(&priv->ctl->dfimisc, DDRCTRL_DFIMISC_DFI_INIT_COMPLETE_EN); in stm32mp1_ddr_init()
A Dstm32mp1_ddr_regs.h72 u32 dfimisc; /* 0x1b0 DFI Miscellaneous Control*/ member
/u-boot/arch/arm/mach-sunxi/dram_timings/
A Dh616_ddr3_1333.c84 writel(0, &mctl_ctl->dfimisc); in mctl_set_timing_params()
A Dh6_lpddr3.c104 writel(0, &mctl_ctl->dfimisc); in mctl_set_timing_params()
A Dh6_ddr3_1333.c116 writel(0, &mctl_ctl->dfimisc); in mctl_set_timing_params()
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun9i.c588 clrbits_le32(&mctl_ctl->dfimisc, MCTL_DFIMISC_DFI_INIT_COMPLETE_EN); in mctl_channel_init()
619 setbits_le32(&mctl_ctl->dfimisc, MCTL_DFIMISC_DFI_INIT_COMPLETE_EN); in mctl_channel_init()
815 debug("DFIMISC before writing 0: 0x%x\n", readl(&mctl_ctl->dfimisc)); in mctl_channel_init()
816 writel(0, &mctl_ctl->dfimisc); in mctl_channel_init()
A Ddram_sun50i_h616.c746 setbits_le32(&mctl_ctl->dfimisc, 1); in mctl_phy_init()
749 setbits_le32(&mctl_ctl->dfimisc, 0x20); in mctl_phy_init()
755 clrbits_le32(&mctl_ctl->dfimisc, 0x20); in mctl_phy_init()
763 clrbits_le32(&mctl_ctl->dfimisc, 1); in mctl_phy_init()
890 clrbits_le32(&mctl_ctl->dfimisc, BIT(0)); in mctl_ctrl_init()
A Ddram_sun50i_h6.c429 setbits_le32(&mctl_ctl->dfimisc, BIT(0)); in mctl_channel_init()
545 clrbits_le32(&mctl_ctl->dfimisc, BIT(0)); in mctl_channel_init()
/u-boot/arch/arm/include/asm/arch-sunxi/
A Ddram_sun50i_h616.h95 u32 dfimisc; /* 0x1b0 */ member
A Ddram_sun9i.h75 u32 dfimisc; /* 0x1b0 DFI miscellaneous control register */ member
A Ddram_sun50i_h6.h110 u32 dfimisc; /* 0x1b0 */ member
/u-boot/arch/arm/include/asm/arch-imx8m/
A Dddr.h166 u32 dfimisc; member

Completed in 37 milliseconds