Home
last modified time | relevance | path

Searched refs:freeze_controller_base (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/mach-socfpga/
A Dfreeze_controller.c39 &freeze_controller_base->vioctrl + channel_id); in sys_mgr_frzctrl_freeze_req()
81 reg_value = readl(&freeze_controller_base->hioctrl); in sys_mgr_frzctrl_freeze_req()
89 writel(reg_value, &freeze_controller_base->hioctrl); in sys_mgr_frzctrl_freeze_req()
95 reg_value = readl(&freeze_controller_base->hioctrl); in sys_mgr_frzctrl_freeze_req()
100 writel(reg_value, &freeze_controller_base->hioctrl); in sys_mgr_frzctrl_freeze_req()
154 clrbits_le32(&freeze_controller_base->hioctrl, in sys_mgr_frzctrl_thaw_req()
161 setbits_le32(&freeze_controller_base->hioctrl, in sys_mgr_frzctrl_thaw_req()
172 reg_value = readl(&freeze_controller_base->hioctrl); in sys_mgr_frzctrl_thaw_req()
177 writel(reg_value, &freeze_controller_base->hioctrl); in sys_mgr_frzctrl_thaw_req()
197 clrbits_le32(&freeze_controller_base->hioctrl, in sys_mgr_frzctrl_thaw_req()
[all …]
A Dscan_manager.c33 static const struct socfpga_freeze_controller *freeze_controller_base = variable
155 clrbits_le32(&freeze_controller_base->hioctrl, in scan_mgr_io_scan_chain_prg()

Completed in 4 milliseconds