Home
last modified time | relevance | path

Searched refs:icsr (Results 1 – 3 of 3) sorted by relevance

/u-boot/drivers/i2c/
A Dsh_i2c.c24 ureg(icsr);
75 if (SH_IC_DTE & readb(&dev->icsr)) in sh_irq_dte()
86 if (SH_IC_DTE & readb(&dev->icsr)) in sh_irq_dte_with_tack()
88 if (SH_IC_TACK & readb(&dev->icsr)) in sh_irq_dte_with_tack()
100 if (!(SH_IC_BUSY & readb(&dev->icsr))) in sh_irq_busy()
128 clrbits_8(&dev->icsr, SH_IC_TACK); in sh_i2c_set_addr()
144 writeb(0, &dev->icsr); in sh_i2c_finish()
A Drcar_iic.c63 u8 icsr; in sh_irq_dte_with_tack() local
67 icsr = readb(priv->base + RCAR_IIC_ICSR); in sh_irq_dte_with_tack()
68 if (RCAR_IC_DTE & icsr) in sh_irq_dte_with_tack()
70 if (RCAR_IC_TACK & icsr) in sh_irq_dte_with_tack()
/u-boot/arch/arm/include/asm/
A Darmv7m.h28 uint32_t icsr; /* Interrupt Control and State Register */ member

Completed in 8 milliseconds