Home
last modified time | relevance | path

Searched refs:intr_ctrl (Results 1 – 5 of 5) sorted by relevance

/u-boot/arch/arm/include/asm/arch-aspeed/
A Dsdram_ast2500.h116 u32 intr_ctrl; member
A Dsdram_ast2600.h148 u32 intr_ctrl; /* offset 0x50 */ member
A Dscu_ast2500.h155 u32 intr_ctrl; member
/u-boot/drivers/ram/aspeed/
A Dsdram_ast2600.c835 writel(MCR50_RESET_ALL_INTR, &regs->intr_ctrl); in ast2600_sdrammc_common_init()
936 writel(BIT(31), &regs->intr_ctrl); in ast2600_sdrammc_ecc_enable()
937 writel(0, &regs->intr_ctrl); in ast2600_sdrammc_ecc_enable()
1013 clrbits_le32(&regs->intr_ctrl, MCR50_RESET_ALL_INTR); in ast2600_sdrammc_probe()
A Dsdram_ast2500.c374 setbits_le32(&regs->intr_ctrl, SDRAM_ICR_RESET_ALL); in ast2500_sdrammc_probe()
384 clrbits_le32(&regs->intr_ctrl, SDRAM_ICR_RESET_ALL); in ast2500_sdrammc_probe()

Completed in 12 milliseconds