Home
last modified time | relevance | path

Searched refs:msb (Results 1 – 25 of 29) sorted by relevance

12

/u-boot/arch/arm/mach-nexell/
A Dtieoff.c43 u32 lsb, msb; in nx_tieoff_set() local
55 msb = lsb + bitwidth; in nx_tieoff_set()
57 if (msb > 32) { in nx_tieoff_set()
58 msb &= 0x1F; in nx_tieoff_set()
64 mask = (0xffffffff << msb); in nx_tieoff_set()
69 mask = (0xffffffff << msb) | (~(0xffffffff << lsb)); in nx_tieoff_set()
79 u32 lsb, msb; in nx_tieoff_get() local
90 msb = lsb + bitwidth; in nx_tieoff_get()
92 if (msb > 32) { in nx_tieoff_get()
93 msb &= 0x1F; in nx_tieoff_get()
[all …]
/u-boot/drivers/power/
A Dtwl6030.c35 u8 msb = 0; in twl6030_gpadc_read_channel() local
44 twl->adc_rbase + 1 + channel_no * 2, &msb); in twl6030_gpadc_read_channel()
48 return (msb << 8) | lsb; in twl6030_gpadc_read_channel()
113 u8 msb = 0; in twl6030_get_battery_current() local
116 twl6030_i2c_read_u8(TWL6030_CHIP_CHARGER, FG_REG_11, &msb); in twl6030_get_battery_current()
118 battery_current = ((msb << 8) | lsb); in twl6030_get_battery_current()
/u-boot/drivers/gpio/
A Dpca953x.c154 int msb = nr_gpio - 1; in pca953x_info() local
158 for (i = msb; i >= 0; i--) in pca953x_info()
168 for (i = msb; i >= 0; i--) in pca953x_info()
175 for (i = msb; i >= 0; i--) in pca953x_info()
182 for (i = msb; i >= 0; i--) in pca953x_info()
189 for (i = msb; i >= 0; i--) in pca953x_info()
/u-boot/drivers/mux/
A Dmmio.c105 field.msb = fls(mask) - 1; in mmio_mux_probe()
108 if (mask != GENMASK(field.msb, field.lsb)) in mmio_mux_probe()
117 bits = 1 + field.msb - field.lsb; in mmio_mux_probe()
/u-boot/drivers/timer/
A Dmchp-pit64b-timer.c35 u32 msb = readl(priv->base + MCHP_PIT64B_TMSBR); in mchp_pit64b_get_count() local
37 return ((u64)msb << 32) | lsb; in mchp_pit64b_get_count()
/u-boot/drivers/power/pmic/
A Drk8xx.c90 u8 msb, lsb, id_msb, id_lsb; in rk8xx_probe() local
105 ret = rk8xx_read(dev, id_msb, &msb, 1); in rk8xx_probe()
112 priv->variant = ((msb << 8) | lsb) & RK8XX_ID_MSK; in rk8xx_probe()
/u-boot/doc/device-tree-bindings/leds/
A Dleds-bcm6858.txt13 - brcm,serial-led-msb-first : Boolean, msb data come out first on serial data pin
/u-boot/include/
A Dregmap.h457 unsigned int msb; member
481 .msb = _msb, \
/u-boot/test/dm/
A Dregmap.c203 .msb = 6,
208 .msb = 12,
213 .msb = 15,
337 int mask = (1 << (field_cfg.msb - field_cfg.lsb + 1)) - 1; in test_one_field()
/u-boot/board/Seagate/nas220/
A Dkwbimage.cfg51 # bit20: TRAS msb
103 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Marvell/dreamplug/
A Dkwbimage.cfg48 # bit20: TRAS msb
98 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Marvell/guruplug/
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Marvell/sheevaplug/
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Synology/ds109/
A Dkwbimage.cfg51 # bit20: TRAS msb
101 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Seagate/dockstar/
A Dkwbimage.cfg50 # bit20: TRAS msb
100 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Seagate/goflexhome/
A Dkwbimage.cfg53 # bit20: TRAS msb
103 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/Marvell/openrd/
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/cloudengines/pogo_e02/
A Dkwbimage.cfg51 # bit20: TRAS msb
101 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/iomega/iconnect/
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, (disabled)
/u-boot/board/keymile/km_arm/
A Dkwbimage.cfg68 # bit20: TRAS msb
109 # bit6: 1, DDR ODT control msb, enabled
/u-boot/board/raidsonic/ib62x0/
A Dkwbimage.cfg48 # bit20: TRAS msb
98 # bit6: 0, DDR ODT control msb, (disabled)
/u-boot/board/LaCie/net2big_v2/
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, enabled
/u-boot/board/LaCie/netspace_v2/
A Dkwbimage-is2.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, enabled
A Dkwbimage-ns2l.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, enabled
A Dkwbimage.cfg47 # bit20: TRAS msb
97 # bit6: 1, DDR ODT control msb, enabled

Completed in 41 milliseconds

12