Home
last modified time | relevance | path

Searched refs:mv_xor_state_get (Results 1 – 7 of 7) sorted by relevance

/u-boot/drivers/ddr/marvell/a38x/
A Dxor.c177 if (MV_ACTIVE == mv_xor_state_get(chan)) in mv_xor_mem_init()
242 enum mv_state mv_xor_state_get(u32 chan) in mv_xor_state_get() function
301 state = mv_xor_state_get(chan); in mv_xor_command_set()
357 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_new_tip_ecc_scrub()
405 if (mv_xor_state_get(chan) == MV_ACTIVE) { in mv_xor_transfer()
A Dxor.h82 enum mv_state mv_xor_state_get(u32 chan);
/u-boot/drivers/ddr/marvell/axp/
A Dxor.c164 if (MV_ACTIVE == mv_xor_state_get(chan)) in mv_xor_mem_init()
251 if (MV_ACTIVE == mv_xor_state_get(chan)) { in mv_xor_transfer()
341 int mv_xor_state_get(u32 chan) in mv_xor_state_get() function
401 state = mv_xor_state_get(chan); in mv_xor_cmd_set()
A Dxor.h63 int mv_xor_state_get(u32 chan);
A Dddr3_sdram.c62 while (mv_xor_state_get(chan) != MV_IDLE) { in xor_waiton_eng()
501 while (mv_xor_state_get(chan) != MV_IDLE) in ddr3_dram_sram_burst()
A Dddr3_hw_training.c463 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_hw_training()
965 while (mv_xor_state_get(0) != MV_IDLE) in ddr3_training_suspend_resume()
/u-boot/arch/arm/mach-mvebu/
A Ddram.c204 while (mv_xor_state_get(SCRB_XOR_CHAN) != MV_IDLE) in dram_ecc_scrubbing()

Completed in 18 milliseconds