Home
last modified time | relevance | path

Searched refs:pfc (Results 1 – 25 of 62) sorted by relevance

123

/u-boot/drivers/pinctrl/renesas/
A DMakefile1 obj-$(CONFIG_PINCTRL_PFC) += pfc.o
2 obj-$(CONFIG_PINCTRL_PFC_R8A774A1) += pfc-r8a7796.o
3 obj-$(CONFIG_PINCTRL_PFC_R8A774B1) += pfc-r8a77965.o
4 obj-$(CONFIG_PINCTRL_PFC_R8A774E1) += pfc-r8a7795.o
5 obj-$(CONFIG_PINCTRL_PFC_R8A7790) += pfc-r8a7790.o
6 obj-$(CONFIG_PINCTRL_PFC_R8A7791) += pfc-r8a7791.o
7 obj-$(CONFIG_PINCTRL_PFC_R8A7792) += pfc-r8a7792.o
8 obj-$(CONFIG_PINCTRL_PFC_R8A7793) += pfc-r8a7791.o
9 obj-$(CONFIG_PINCTRL_PFC_R8A7794) += pfc-r8a7794.o
10 obj-$(CONFIG_PINCTRL_PFC_R8A7795) += pfc-r8a7795.o
[all …]
A Dpfc.c380 pfc->ranges->end = pfc->info->nr_pins - 1; in sh_pfc_init_ranges()
381 pfc->nr_gpio_pins = pfc->info->nr_pins; in sh_pfc_init_ranges()
458 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_pinctrl_get_pin_muxing() local
496 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_gpio_request_enable() local
539 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_gpio_disable_free() local
569 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_pinctrl_pin_set() local
599 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_pinctrl_group_set() local
743 struct sh_pfc *pfc = pmx->pfc; in sh_pfc_pinconf_set() local
812 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_pinconf_pin_set() local
826 struct sh_pfc *pfc = &priv->pfc; in sh_pfc_pinconf_group_set() local
[all …]
A Dsh_pfc.h253 int (*init)(struct sh_pfc *pfc);
254 unsigned int (*get_bias)(struct sh_pfc *pfc, unsigned int pin);
255 void (*set_bias)(struct sh_pfc *pfc, unsigned int pin,
257 int (*pin_to_pocctrl)(struct sh_pfc *pfc, unsigned int pin, u32 *pocctrl);
290 u32 sh_pfc_read(struct sh_pfc *pfc, u32 reg);
291 void sh_pfc_write(struct sh_pfc *pfc, u32 reg, u32 data);
293 sh_pfc_pin_to_bias_reg(const struct sh_pfc *pfc, unsigned int pin,
/u-boot/arch/arm/dts/
A Dr8a7792-u-boot.dtsi10 &pfc {
A Dr8a7791-u-boot.dtsi14 &pfc {
A Dr8a7794-u-boot.dtsi14 &pfc {
A Dr8a7790-u-boot.dtsi14 &pfc {
A Dr8a7793-u-boot.dtsi14 &pfc {
A Dr8a7792.dtsi126 gpio-ranges = <&pfc 0 0 29>;
141 gpio-ranges = <&pfc 0 32 23>;
156 gpio-ranges = <&pfc 0 64 32>;
171 gpio-ranges = <&pfc 0 96 28>;
186 gpio-ranges = <&pfc 0 128 17>;
201 gpio-ranges = <&pfc 0 160 17>;
216 gpio-ranges = <&pfc 0 192 17>;
231 gpio-ranges = <&pfc 0 224 17>;
246 gpio-ranges = <&pfc 0 256 17>;
261 gpio-ranges = <&pfc 0 288 17>;
[all …]
A Dr8a7794-alt-u-boot.dts28 &pfc {
A Dr8a77990-ebisu-u-boot.dts11 &pfc {
A Dr8a77970-eagle-u-boot.dts28 &pfc {
A Dhihope-rzg2-ex.dtsi49 &pfc {
A Dr8a77995.dtsi93 gpio-ranges = <&pfc 0 0 9>;
108 gpio-ranges = <&pfc 0 32 32>;
123 gpio-ranges = <&pfc 0 64 32>;
138 gpio-ranges = <&pfc 0 96 10>;
153 gpio-ranges = <&pfc 0 128 32>;
168 gpio-ranges = <&pfc 0 160 21>;
183 gpio-ranges = <&pfc 0 192 14>;
191 pfc: pin-controller@e6060000 { label
192 compatible = "renesas,pfc-r8a77995";
A Dr8a77950-salvator-x.dts105 &pfc {
A Dhihope-rev4.dtsi65 &pfc {
A Dr8a77970.dtsi124 gpio-ranges = <&pfc 0 0 22>;
139 gpio-ranges = <&pfc 0 32 28>;
154 gpio-ranges = <&pfc 0 64 17>;
169 gpio-ranges = <&pfc 0 96 17>;
184 gpio-ranges = <&pfc 0 128 6>;
199 gpio-ranges = <&pfc 0 160 15>;
207 pfc: pin-controller@e6060000 { label
208 compatible = "renesas,pfc-r8a77970";
A Dr8a7793.dtsi161 gpio-ranges = <&pfc 0 0 32>;
176 gpio-ranges = <&pfc 0 32 26>;
191 gpio-ranges = <&pfc 0 64 32>;
206 gpio-ranges = <&pfc 0 96 32>;
221 gpio-ranges = <&pfc 0 128 32>;
236 gpio-ranges = <&pfc 0 160 32>;
251 gpio-ranges = <&pfc 0 192 32>;
266 gpio-ranges = <&pfc 0 224 26>;
274 pfc: pin-controller@e6060000 { label
275 compatible = "renesas,pfc-r8a7793";
A Dr8a77970-eagle.dts176 &pfc {
A Dr8a7794.dtsi143 gpio-ranges = <&pfc 0 0 32>;
158 gpio-ranges = <&pfc 0 32 26>;
173 gpio-ranges = <&pfc 0 64 32>;
188 gpio-ranges = <&pfc 0 96 32>;
203 gpio-ranges = <&pfc 0 128 32>;
218 gpio-ranges = <&pfc 0 160 28>;
233 gpio-ranges = <&pfc 0 192 26>;
241 pfc: pin-controller@e6060000 { label
242 compatible = "renesas,pfc-r8a7794";
A Dr8a7794-alt.dts238 &pfc {
326 &pfc {
A Dr8a77980.dtsi154 gpio-ranges = <&pfc 0 0 22>;
169 gpio-ranges = <&pfc 0 32 28>;
184 gpio-ranges = <&pfc 0 64 30>;
199 gpio-ranges = <&pfc 0 96 17>;
214 gpio-ranges = <&pfc 0 128 25>;
229 gpio-ranges = <&pfc 0 160 15>;
237 pfc: pin-controller@e6060000 { label
238 compatible = "renesas,pfc-r8a77980";
A Dr8a7791.dtsi176 gpio-ranges = <&pfc 0 0 32>;
191 gpio-ranges = <&pfc 0 32 26>;
206 gpio-ranges = <&pfc 0 64 32>;
221 gpio-ranges = <&pfc 0 96 32>;
236 gpio-ranges = <&pfc 0 128 32>;
251 gpio-ranges = <&pfc 0 160 32>;
266 gpio-ranges = <&pfc 0 192 32>;
281 gpio-ranges = <&pfc 0 224 26>;
289 pfc: pin-controller@e6060000 { label
290 compatible = "renesas,pfc-r8a7791";
A Dr8a774c0.dtsi161 gpio-ranges = <&pfc 0 0 18>;
176 gpio-ranges = <&pfc 0 32 23>;
191 gpio-ranges = <&pfc 0 64 26>;
206 gpio-ranges = <&pfc 0 96 16>;
221 gpio-ranges = <&pfc 0 128 11>;
236 gpio-ranges = <&pfc 0 160 20>;
251 gpio-ranges = <&pfc 0 192 18>;
259 pfc: pin-controller@e6060000 { label
260 compatible = "renesas,pfc-r8a774c0";
/u-boot/arch/arm/mach-rmobile/
A DMakefile12 obj-$(CONFIG_SH73A0) += lowlevel_init.o cpu_info-sh73a0.o pfc-sh73a0.o
13 obj-$(CONFIG_R8A7740) += lowlevel_init.o cpu_info-r8a7740.o pfc-r8a7740.o

Completed in 50 milliseconds

123