| /u-boot/board/work-microwave/work_92105/ |
| A D | work_92105_spl.c | 26 .twr = 66666666,
46 .twr = 66666666,
|
| /u-boot/arch/arm/dts/ |
| A D | ls1021a-twr-duart.dts | 9 #include "ls1021a-twr.dtsi"
|
| A D | ls1021a-twr-lpuart.dts | 9 #include "ls1021a-twr.dtsi"
|
| A D | vf610-twr.dts | 11 compatible = "fsl,vf610-twr", "fsl,vf610";
|
| /u-boot/board/timll/devkit3250/ |
| A D | devkit3250_spl.c | 33 .twr = 83000000, /* tWR = tRDL = 2 CLK */
|
| /u-boot/arch/arm/mach-sunxi/dram_timings/ |
| A D | ddr2_v3s.c | 18 u8 twr = max(ns_to_t(15), 3); in mctl_set_timing_params() local
43 u8 twtp = tcwl + 2 + twr; /* WL + BL / 2 + tWR */ in mctl_set_timing_params()
|
| A D | ddr3_1333.c | 18 u8 twr = max(ns_to_t(15), 3); in mctl_set_timing_params() local
43 u8 twtp = tcwl + 2 + twr; /* WL + BL / 2 + tWR */ in mctl_set_timing_params()
|
| A D | lpddr3_stock.c | 18 u8 twr = max(ns_to_t(15), 3); in mctl_set_timing_params() local
43 u8 twtp = tcwl + 4 + twr + 1; in mctl_set_timing_params()
|
| A D | h6_lpddr3.c | 36 u8 twr = max(ns_to_t(15), 2); in mctl_set_timing_params() local
73 u8 twtp = tcwl + 4 + twr + 1; in mctl_set_timing_params()
|
| A D | h6_ddr3_1333.c | 57 u8 twr = ns_to_t(15); /* JEDEC: 15 ns */ in mctl_set_timing_params() local
87 u8 twtp = tcwl + 2 + twr; /* (WL + BL / 2 + tWR) / 2 */ in mctl_set_timing_params()
|
| /u-boot/include/ |
| A D | spd.h | 51 unsigned char twr; /* 36 Write Recovery time tWR */ member
|
| /u-boot/arch/arm/include/asm/arch-rockchip/ |
| A D | sdram_rk3288.h | 55 u32 twr; member
|
| /u-boot/configs/ |
| A D | vf610twr_defconfig | 11 CONFIG_DEFAULT_DEVICE_TREE="vf610-twr"
|
| A D | vf610twr_nand_defconfig | 11 CONFIG_DEFAULT_DEVICE_TREE="vf610-twr"
|
| A D | ls1021atwr_nor_SECURE_BOOT_defconfig | 10 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| A D | ls1021atwr_nor_defconfig | 10 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| A D | ls1021atwr_nor_lpuart_defconfig | 10 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-lpuart"
|
| A D | ls1021atwr_qspi_defconfig | 11 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| A D | ls1021atwr_sdcard_ifc_SECURE_BOOT_defconfig | 17 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| A D | ls1021atwr_sdcard_ifc_defconfig | 16 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| A D | ls1021atwr_sdcard_qspi_defconfig | 16 CONFIG_DEFAULT_DEVICE_TREE="ls1021a-twr-duart"
|
| /u-boot/drivers/ram/ |
| A D | stm32_sdram.c | 132 u8 twr; member
205 | timing->twr << FMC_SDTR_TWR_SHIFT in stm32_sdram_init()
215 | timing->twr << FMC_SDTR_TWR_SHIFT in stm32_sdram_init()
|
| /u-boot/arch/arm/mach-lpc32xx/ |
| A D | dram.c | 45 writel((ck / dram->twr) & 0x0000000F, &emc->t_wr); in ddr_init()
|
| /u-boot/arch/arm/mach-imx/mx6/ |
| A D | ddr.c | 1048 u16 tras, twr, tmrd, trtp, twtr, trfc, txsr; in mx6_lpddr2_cfg() local
1100 twr = DIV_ROUND_UP(15000, clkper) - 1; in mx6_lpddr2_cfg()
1137 debug("twr=%d\n", twr); in mx6_lpddr2_cfg()
1190 mmdc0->mdcfg1 = (tras << 16) | (twr << 9) | (tmrd << 5) | twl; in mx6_lpddr2_cfg()
1281 u16 trcd, trc, tras, twr, tmrd, trtp, trp, twtr, trfc, txs, txpr; in mx6_ddr3_cfg() local
1382 twr = DIV_ROUND_UP(15000, clkper) - 1; in mx6_ddr3_cfg()
1415 debug("twr=%d\n", twr); in mx6_ddr3_cfg()
1428 debug("twr=%d\n", twr); in mx6_ddr3_cfg()
1486 (twr << 9) | (tmrd << 5) | tcwl; in mx6_ddr3_cfg()
1540 ((twr - 3) << 9) | /* Write Recovery */ in mx6_ddr3_cfg()
[all …]
|
| /u-boot/arch/arm/include/asm/arch-lpc32xx/ |
| A D | emc.h | 87 u32 twr; member
|