Home
last modified time | relevance | path

Searched refs:r1 (Results 1 – 25 of 37) sorted by relevance

12

/xen/xen/arch/arm/arm32/lib/
A Dmemset.S24 1: orr r1, r1, r1, lsl #8
25 orr r1, r1, r1, lsl #16
26 mov r3, r1
36 mov r8, r1
37 mov lr, r1
64 mov r4, r1
65 mov r5, r1
66 mov r6, r1
67 mov r7, r1
68 mov r8, r1
[all …]
A Dmemmove.S29 subs ip, r0, r1
34 add r1, r1, r2
39 PLD( pld [r1, #-4] )
41 ands ip, r1, #3
56 PLD( pld [r1, #-4] )
111 ldrb lr, [r1, #-1]!
117 ands ip, r1, #3
120 10: bic r1, r1, #3
122 ldr r3, [r1, #0]
177 ldr r3, [r1, #-4]!
[all …]
A Dmemzero.S20 1: subs r1, r1, #4 @ 1 do we have enough
26 add r1, r1, r3 @ 1 (r1 = r1 - (4 - r3))
52 3: subs r1, r1, #64 @ 1 write 32 bytes out per loop
62 tst r1, #32 @ 1
84 cmp r1, #96
89 sub r1, r1, ip
96 3: subs r1, r1, #64
102 tst r1, #32
104 tst r1, #16
112 tst r1, #4 @ 1 4 bytes or more?
[all …]
A Dcopy_template.S75 PLD( pld [r1, #0] )
77 ands ip, r1, #3
92 PLD( pld [r1, #0] )
94 PLD( pld [r1, #28] )
96 PLD( pld [r1, #60] )
97 PLD( pld [r1, #92] )
168 ands ip, r1, #3
171 10: bic r1, r1, #3
191 PLD( pld [r1, #0] )
193 PLD( pld [r1, #28] )
[all …]
A Dlib1funcs.S208 subs r2, r1, #1
211 cmp r0, r1
213 tst r1, r2
225 12: ARM_DIV2_ORDER r1, r2
256 cmp r1, #0
259 rsbmi r1, r1, #0 @ loops below use unsigned.
264 cmp r3, r1
298 cmp r1, #0
300 rsbmi r1, r1, #0 @ loops below use unsigned.
329 sub r1, r1, r3
[all …]
A Dfindbit.S24 teq r1, #0
34 2: cmp r2, r1 @ any more?
45 cmp r1, r2
65 teq r1, #0
75 2: cmp r2, r1 @ any more?
86 cmp r1, r2
103 teq r1, #0
120 cmp r1, r2
137 teq r1, #0
154 cmp r1, r2
[all …]
A Dstrchr.S19 and r1, r1, #0xff
21 teq r2, r1
24 teq r2, r1
A Dlshrdi3.S30 #define al r1
34 #define ah r1
A Dmemchr.S20 teq r3, r1
A Dstrrchr.S19 teq r2, r1
/xen/xen/arch/arm/arm32/
A Dhead.S380 and r1, r1, r2 /* r1 := slot in \tlb */
381 lsl r1, r1, #3 /* r1 := slot offset in \tlb */
416 and r1, r1, r2 /* r1 := slot in \tlb */
468 add r1, r1, #8 /* Next slot */
492 and r1, r1, r0 /* r1 := first slot */
507 and r1, r1, r0 /* r1 := second slot */
578 and r1, r1, r0 /* r1 := first slot */
583 lsl r1, r1, #3 /* r1 := Slot offset */
594 and r1, r1, r0 /* r1 := second slot */
599 lsl r1, r1, #3 /* r1 := Slot offset */
[all …]
A Ddebug.S31 ldr r1, =EARLY_UART_VIRTUAL_ADDRESS /* r1 := VA UART base address */
32 early_uart_ready r1, r2
33 early_uart_transmit r1, r0
38 ldr r1, =EARLY_UART_VIRTUAL_ADDRESS /* r1 := VA UART base address */
39 early_uart_ready r1, r2
A Dentry.S45 ldr r1, =hyp_traps_vector
46 mcr p15, 4, r1, c12, c0, 0
94 mrs r1, ELR_hyp
133 cmp r1, r2
443 add r4, r1, #VCPU_arch_saved_context
/xen/xen/include/asm-arm/
A Dsmccc.h102 "+r" (r0), "=&r" (r1), "=&r" (r2), "=&r" (r3)
104 "+r" (r0), "+r" (r1), "=&r" (r2), "=&r" (r3)
106 "+r" (r0), "+r" (r1), "+r" (r2), "=&r" (r3)
108 "+r" (r0), "+r" (r1), "+r" (r2), "+r" (r3)
126 register unsigned long r1 ASM_REG(1); \
134 register unsigned long r1 ASM_REG(1) = __a1; \
143 register unsigned long r1 ASM_REG(1) = __a1; \
153 register unsigned long r1 ASM_REG(1) = __a1; \
210 *___res = (typeof(*___res)){r0, r1, r2, r3}; \
A Delf.h6 unsigned long r1; member
A Dvreg.h49 uint32_t r1 = get_user_reg(regs, cp64.reg1); in vreg_emulate_cp64() local
52 x = (uint64_t)r1 | ((uint64_t)r2 << 32); in vreg_emulate_cp64()
/xen/xen/xsm/flask/ss/
A Dmls_types.h54 #define mls_range_contains(r1, r2) \ argument
55 (mls_level_dom(&(r2).level[0], &(r1).level[0]) && \
56 mls_level_dom(&(r1).level[1], &(r2).level[1]))
/xen/stubdom/
A Dlwip.patch-cvs8 diff -u -p -r1.300 -r1.318
94 diff -u -p -r1.102 -r1.104
147 diff -u -p -r1.11 -r1.12
184 diff -u -p -r1.4 -r1.5
202 diff -u -p -r1.116 -r1.117
239 diff -u -p -r1.70 -r1.73
290 diff -u -p -r1.86 -r1.87
324 diff -u -p -r1.59 -r1.62
1289 diff -u -p -r1.4 -r1.5
1854 diff -u -p -r1.7 -r1.8
[all …]
/xen/tools/flask/policy/modules/
A Dvm_role.cons11 # | r1 role_op r2
15 # | r1 op names
/xen/xen/drivers/vpci/
A Dvpci.c86 static int vpci_register_cmp(const struct vpci_register *r1, in vpci_register_cmp() argument
90 if ( r1->offset < r2->offset + r2->size && in vpci_register_cmp()
91 r2->offset < r1->offset + r1->size ) in vpci_register_cmp()
93 if ( r1->offset < r2->offset ) in vpci_register_cmp()
95 if ( r1->offset > r2->offset ) in vpci_register_cmp()
/xen/xen/include/asm-arm/arm32/
A Dsysregs.h9 #define __CP64(r1, r2, coproc, opc, crm) coproc, opc, r1, r2, crm argument
A Dprocessor.h11 uint32_t r1; member
/xen/tools/flask/policy/policy/
A Dmls38 # | r1 role_mls_op r2
48 # | r1 op names
/xen/xen/include/xen/
A Drangeset.h84 int __must_check rangeset_merge(struct rangeset *r1, struct rangeset *r2);
/xen/xen/include/asm-arm/arm64/
A Dprocessor.h23 __DECL_REG(x1, r1/*_usr*/);

Completed in 828 milliseconds

12