Home
last modified time | relevance | path

Searched refs:mmSCRATCH_REG1 (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
A Dgc_9_4_1_offset.h215 #define mmSCRATCH_REG1 macro
A Dgc_9_0_offset.h4643 #define mmSCRATCH_REG1 macro
A Dgc_9_1_offset.h4873 #define mmSCRATCH_REG1 macro
A Dgc_9_2_1_offset.h4829 #define mmSCRATCH_REG1 macro
A Dgc_10_1_0_offset.h7107 #define mmSCRATCH_REG1 macro
A Dgc_10_3_0_offset.h6732 #define mmSCRATCH_REG1 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
A Dgfx_6_0_d.h1182 #define mmSCRATCH_REG1 0x2141 macro
A Dgfx_7_0_d.h405 #define mmSCRATCH_REG1 0xc041 macro
A Dgfx_7_2_d.h417 #define mmSCRATCH_REG1 0xc041 macro
A Dgfx_8_0_d.h455 #define mmSCRATCH_REG1 0xc041 macro
A Dgfx_8_1_d.h455 #define mmSCRATCH_REG1 0xc041 macro
/linux/drivers/gpu/drm/amd/amdgpu/
A Dgfx_v9_0.c753 …ch_reg1 = adev->rmmio + (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_REG1)*4; in gfx_v9_0_rlcg_w()
A Dgfx_v10_0.c1515 (adev->reg_offset[GC_HWIP][0][mmSCRATCH_REG1_BASE_IDX] + mmSCRATCH_REG1) * 4; in gfx_v10_rlcg_rw()

Completed in 1255 milliseconds