Searched refs:DBSC_DBPDCNT1 (Results 1 – 2 of 2) sorted by relevance

/tf-a-ffa_el3_spmc/drivers/renesas/common/
A D	ddr_regs.h	111 #define DBSC_DBPDCNT1(ch) (0xE6790614U + 0x40U * (ch)) macro
/tf-a-ffa_el3_spmc/drivers/renesas/common/ddr/ddr_b/
A D	boot_init_dram.c	2843 mmio_clrsetbits_32(DBSC_DBPDCNT1(ch), 0x1fU, freq); in set_dfifrequency()

Completed in 10 milliseconds

Last Index update Fri Sep 05 17:56:23 CST 2025