The CNTACR<n> characteristics are:
Provides top-level access controls for the elements of a timer frame. CNTACR<n> provides the controls for frame CNTBaseN.
In addition to the CNTACR<n> control:
It is IMPLEMENTATION DEFINED whether CNTACR<n> is implemented in the Core power domain or in the Debug power domain.
For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.
Implemented only if the value of CNTTIDR.Frame<n> is 1.
An implementation of the counters might not provide configurable access to some or all of the features. In this case, the associated field in the CNTACR<n> register is:
CNTACR<n> is a 32-bit register.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | RWPT | RWVT | RVOFF | RFRQ | RVCT | RPCT |
Reserved, RES0.
Read/write access to the EL1 Physical Timer registers CNTP_CVAL, CNTP_TVAL, and CNTP_CTL, in frame <n>.
RWPT | Meaning |
---|---|
0b0 |
No access to the EL1 Physical Timer registers in frame <n>. The registers are RES0. |
0b1 |
Read/write access to the EL1 Physical Timer registers in frame <n>. |
The reset behavior of this field is:
Read/write access to the Virtual Timer register CNTV_CVAL, CNTV_TVAL, and CNTV_CTL, in frame <n>.
RWVT | Meaning |
---|---|
0b0 |
No access to the Virtual Timer registers in frame <n>. The registers are RES0. |
0b1 |
Read/write access to the Virtual Timer registers in frame <n>. |
The reset behavior of this field is:
Read-only access to CNTVOFF, in frame <n>.
RVOFF | Meaning |
---|---|
0b0 |
No access to CNTVOFF in frame <n>. The register is RES0. |
0b1 |
Read-only access to CNTVOFF in frame <n>. |
The reset behavior of this field is:
Read-only access to CNTFRQ, in frame <n>.
RFRQ | Meaning |
---|---|
0b0 |
No access to CNTFRQ in frame <n>. The register is RES0. |
0b1 |
Read-only access to CNTFRQ in frame <n>. |
The reset behavior of this field is:
Read-only access to CNTVCT, in frame <n>.
RVCT | Meaning |
---|---|
0b0 |
No access to CNTVCT in frame <n>. The register is RES0. |
0b1 |
Read-only access to CNTVCT in frame <n>. |
The reset behavior of this field is:
Read-only access to CNTPCT, in frame <n>.
RPCT | Meaning |
---|---|
0b0 |
No access to CNTPCT in frame <n>. The register is RES0. |
0b1 |
Read-only access to CNTPCT in frame <n>. |
The reset behavior of this field is:
In a system that recognizes two Security states:
Component | Frame | Offset | Instance |
---|---|---|---|
Timer | CNTCTLBase | 0x040 + (4 * n) | CNTACR<n> |
Accesses on this interface are RW.
04/07/2023 11:24; 1b994cb0b8c6d1ae5a9a15edbc8bd6ce3b5c7d68
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.